Abstract. Several recent papers demonstrate the interest of viewing systolic algorithms as while-programs whose statements are synchronous multiple assignments. This approach is based on the classical invariant method and compares favourably with earlier ones, based on recurrence systems and space-time transformations. Our purpose is to use the particularities of the systolic paradigm to reduce the creativity needed to develop a systolic algorithm and its invariant. More precisely, two points are taken into account. First, the architecture is often chosen before the real beginning of the development and, second, the basic operations to be executed by individual cells are also partially known at the beginning. In fact, the development does not start from scratch, but from a \generic systolic array" (gsa), whose parameters have to be instantiated. Most systolic arrays are instances of a simple gsa that is introduced, investigated and illustrated in this paper.
1 Introduction to systolic array design
Systolic array
A systolic array is a regular network of similar processing units. These units, or cells, are connected by channels. Usually, each cell is connected with immediate neighbours only; this makes VLSI implementation more e cient 12].
The program executed by every cell is a loop, whose body is a nite, partially ordered set of statements. The statements specify three kinds of actions: receiving values (data) from some input channels, performing computations within the internal memory, transmitting values (results) to output channels.
The processing units act with high synchronism. This synchronism is often provided by a global, broadcasted clock, but this can lead to implementation problems. Another solution is the synchronization by communication, named rendezvous: a value can be transmitted from a cell to another one only when both cells are prepared to do so; there is no bu ering mechanism.
Let us outline brie y the most classical application of systolic programming: the dot product of a matrix A by a vector x. The result y is described by the usual formula:
A kj x j :
This is computed by the simple Pascal-like program for k := 1 to p do y k := 0; for j := 1 to p do y k := y k + A kj x j ] : The complexity of this algorithm is O(p 2 ) since the assignment y k := y k +A kj x j is executed p 2 times. However, as many of these operations may be executed concurrently, a systolic algorithm could be of linear complexity in time and space. Each cell will repeatedly execute the assignment with data received from the neighbouring cells and the outside, and transmit data and results to neighbouring cells or the outside. An adequate systolic algorithm for this application is presented in Section 3.2.
Space-Time transformation methodology
Many approaches have been developed for systolic array design. Some of them are presented in 6]; more recent ones are 15, 8, 2, 9, 14, 16, 17, 13, 18, 19] . We will outline a commonly used method. Classically, systolic design is concerned with the parallelization of algorithms. The algorithm to be mapped is speci ed as a set of equations attached to integral points, and mapped on the architecture using a regular time and space allocation scheme. This approach became the basis of many studies on the synthesis of systolic arrays. The main problems that were tackled were the scheduling of the computations, the mapping of the computations on regular architectures, the partitioning schemes for xed size arrays, and the organization of multistep algorithms.
Let us summarize the basics of the space-time transformation methodology, illustrated with the matrix-vector multiplication algorithm. The methodology consists of four main steps: the index localization, the uniformization, the spacetime transformation, and the interface design. @ I  ? ? @  @ I  ? ? @  @ I  ? ? @  @ I  @  @ I   ? ? @  @ I  ? ? @  @ I  ? ? @  @ I  ? ? @  @ I  ?  ?  @  @ I  @  @ I   ? ? @  @ I  ? ? @  @ I  ? ? @  @ I  ?  ?  @  @ I  ? ? @  @ I  @ 1. Index localization. For the matrix-vector multiplication algorithm,the computations to be performed are de ned by equation (1) , which uses indices k and j. In the index localization, A kj is attached to the point (k; j), x j is attached to the point ( ; j), and y k is attached to the point (k; ). Figure 1 (left) shows graphically the result of this rst step; the arcs of the graph represent the relations between the data. 2. Uniformization. Figure 1 (left) gives an indication on where the data need to be, and where the results are being produced. When a piece of data is needed at many places, the fan-out degree of the associated node is large. In the same way, when a result uses many data, the fan-in degree is large. The uniformization consists on reducing the fan-in and the fan-out degrees of these nodes, using the well known pipelining technique 4, 16] . In other words, step two transforms the initial algorithm into a set of uniform recurrence equations. Figure 1 (right) represents graphically the result of step two. At each node, the same set of computations needs to be performed: y out = y in + A in x in ; x out = x in : (2) 3. Space-time transformation. In this third step, a time and a processor allocation functions are being chosen. These two functions de ne respectively when and where the computations will be performed. A ne functions are well suited for the mapping of uniform recurrences on regular arrays 10]. Figure 2 (top) shows graphically the result of step three; the space-time diagram indicates when and where the computations are performed: the computation associated to the node (p; t) is performed at processor p at the time t. 4. Interface design. In this nal step, the loading of the data and the unloading of the results are considered. There are two main techniques for doing so: either control signals are added with I/O lines, or the algorithm is slightly modi ed with the use of dummy variables. In the matrix-vector multiplication, we chose to propagate additional zeroes to avoid the use of control signals. The resulting classical circuit is shown in Figure 2 (bottom left), along with the data introduced in the circuit upon the time. The x k 's and the results are respectively introduced and produced at the leftmost cell. Zeroes are also introduced to the left to avoid the use of control signals for the initializations.
Many algorithms already were parallelized using this e cient technique. However, this methodology su ers from some drawbacks. First, the algorithm must be speci ed as a set of recurrence equations, or nested do-loop instructions. This is not always easy to do. In particular, we will present an architecture that computes the greatest common divisor, but to which no recurrence equation is directly associated. Yet, the proof that the architecture performs the right result is given, using an invariant technique. Second, a location in space is associated to each index value. This constraint is well suited for the synthesis of regular arrays: the data will be introduced in a regular order. However, this is not necessary and it eliminates the possibility of synthesizing other architectures. See for example the circuit described in Figure 2 (bottom right) . The method used for its derivation is described hereafter; no a priori assumption on the localization of the data was made. On the other hand, the above space-time approach could not derive such a circuit without using a very complex space-time transformation function. The third drawback of the space-time transformation approach is the synthesis of the initializations. Here, additional zeroes were introduced to avoid the use of control signals. Thus, the initial algorithm (1) is now slightly modi ed; one should still use a proof technique to be sure that the results are not modi ed. In the technique presented hereafter, initializations are easily taken into account.
A program-oriented methodology
Various attempts have been made to overcome the drawbacks of the spacetime transformation method. Those based (explicitly or not) on viewing systolic design as program design seem especially promising, for the reasons listed below.
{ Most work has been done about formal methods for developing programs; these methods also apply to the development of systolic algorithms and, in particular, to the construction of an adequate while-loop. { It is now widely accepted that operational notions should not appear in programming at the early design stages. For instance, control is left implicit in structured sequential programming (see e.g. 5]) and also in concurrent programming 3]. As space-time allocation is an operational notion, it is perhaps not adequate to base a method on this notion. In fact, space-time allocation should be deduced at the last stage of the design. Early introduction of operational notions often leads to exclude possible solutions of a problem.
{ Time and space boundary conditions often are a problem in the design of systolic arrays; this problem is best handled with an invariant-based method.
To summarize, an adequate method of systolic design can be as follows. First, the speci cations of the system are formalized with an input and an output predicates, just as in structured sequential programming. Second, a couple (program,invariant) is deduced in an incremental way from the speci cation. Third, the sequential while-program is further transformed into a systolic program; the statements of this program are concurrent assignments. Last, the systolic array is (easily) obtained from the systolic program. This approach (of some aspects of it) is presented and illustrated in several papers, including 2, 14, 7, 13, 18].
Such a method clearly inherits the usual problem in structured sequential programming: the development of a program together with its invariant is not easy, and some kind of creativity is often needed. Besides, further creativity is needed to transform a sequential program and its invariant into a systolic program and its invariant.
Generic systolic arrays
We propose to reduce the need of creativity by taking into account two facts about systolic arrays. First, most of systolic arrays presented in the literature are based on a common, very simple architecture. It is helpful to consider a systolic array as an instance of this architecture; systolic design is then reduced to parameter choosing. Second, the speci cations of the problem frequently suggest all or part of the elementary operations to be performed by each cell; when this is the case, the remaining problem is to determine how and when data are to be pushed in the array, and when the results are to be collected out.
In this framework, the starting point will be neither a sequential algorithm, nor the description of a single process, but a gsa (generic systolic array), that is, some kind of partially speci ed systolic array (or piece of systolic array). This object is equally distant from the source problem and the target systolic implementation. We concentrate on one of the most common architectures. Processing units are connected in a linear array (Figure 3 ). Each cell is connected with its immediate neighbours; the extreme cells can exchange data and results with the outside. Furthermore, each cell can receive data from the top and transmit results to the bottom. For instance, cell P i admits three input channels; P i can receive data from P i?1 through channel LR i (Left to Right), from P i+1 through RL i , and from the outside through U i (Up). Similarly, P i has also three output channels, which allow transmission of results to the left and right neighbours and to the outside. In particular applications, some of these channels may be unused and suppressed. It is also possible to obtain 2-dimensional arrays by stacking several linear arrays and adequately connecting channels together. Ring, cylinder and torus arrays can be obtained in a similar way.
The topological structure of our gsa is xed; it is still necessary to x a communication scheme, that is, an order between the internal computation, the reception of data and the transmission of results. A simple scheme is as follows: communication ; computation (3) A generic systolic array is a systolic array whose computation part is left unspeci ed. The (generic) systolic arrays described here appear as particular CSP networks (see e.g. 15]). Recall that, if C is a transmission channel, the concurrent execution of the input statement C?x and of the output statement C!e implements the distributed assignment x := e. This paper goes on as follows. In the next section, a formal model for the gsa is introduced; its properties are stated and proved. Two applications are presented in Sections 3 and 4, with emphasis on the critical design steps. Update counter,
] .
The initial value of i is 0. The parallel composition of the program executed by the network and the program executed by the array is an ordinary sequential program, since all communication statements appear in matching pairs, which reduce to assignments. This program is It has a very simple structure (single loop), and interesting knowledge can be gained about it, before instantiating the parameters S, T, V and W. This knowledge is conveniently summarized in the form of a recurrence system, which describes the e ect of the execution of the loop body. Here is the recurrence system. (4) The value of a register X of cell r, after the ith iteration, is denoted X i r] (the symbol X stands for F, E, B or M). The ith element of the input stream dU r is denoted dU r (i). The equations written above hold for all r in f1; : : :; ng and for all i > 0, with the following additional conventions: The knowledge of an adequate invariant of a recurrence system can be useful, especially when the system cannot be easily solved. The interesting fact about invariants is that they summarize substantial information under a concise form. An example will be given in paragraph 5.2.
Design of algorithms for linear systolic arrays
A linear systolic array is obtained by replacing the parameters S, T, V and W by actual functions in the linear gsa. These functions describe a speci c algorithm for the array.
Outline of the method
The design problem consists in adapting the gsa to a speci c task. This adaptation can be performed in several steps, enumerated below.
1. The linear generic systolic array is instantiated in a linear systolic array.
2. The behaviour of the array and its environment is formally stated as a set of recurrence equations. 3. The recurrence system is solved, or an adequate invariant is found. 4. The data and results streams of the array are interpreted as data and results of the problem.
Let us comment a little about these four steps. In the rst step, the designer decides what will be the computation part Cpt. The linear gsa allows four logical components, described respectively by functions S, T, V and W but, for some applications, one or two logical components will be enough.
The second step is mechanical: the recurrence system corresponding to the array (and its environment) is obtained by mere instantiation of the generic recurrence system (4) introduced in paragraph 3.2.
The third step can be di cult. From the practical point of view, let us observe that the discovery of an adequate invariant can be easier than the discovery of the solution of the recurrence system. This point will be illustrated later (Section 4.2; see also 7]).
The fourth step is the interpretation step. It allows to determine where and when the data are transmitted into the array, and where and when the results are collected out. This determination is simpler than in the space-time method; it requires more carefulness than creativity, since rather little choice is left.
A classical application is presented in this section, in order to demonstrate the design method.
Matrix-vector product
As recalled in paragraph 1.1, the product y of a matrix A and a vector x is obtained by executing the assignments y k := y k +A kj x j for all k; j in f1; : : :; pg.
The initial value of every y k is 0. Assignments on y k and y k 0 may be performed concurrently if and only if k 6 = k 0 .
Classically, the design problem for this application consists in discovering an adequate time and processor allocation for the p 2 assignments. In this framework, an adequate allocation maps each assignment onto a processing unit, and also speci es when the assignment is performed. An adequate allocation should satisfy the concurrency constraint just mentioned and also an implementation constraint: a processing unit can perform only one assignment at a time.
Many adequate allocations exist. One of them is the purely sequential one: there is only one processing unit, and the assignment y k := y k + A kj x j is performed at time t(k; j) := p(k ? 1) + j. Interesting adequate allocations are timeoptimal ones: due to the concurrency constraint, the time of computation is at least p, since each y k is altered by p assignments. An optimum can be reached as follows. There are p processing units, each of them devoted to a single y k . Each unit sequentially executes the assignment, for j = 1; : : :; p.
This time-optimal allocation is not fully satisfactory. There are communication problems. Each x j must be simultaneously broadcasted to all processing values. As broadcasting is generally not accepted in systolic arrays, the simple time-optimal allocation will be rejected.
The critical point of the design problem for this application is here: a trade-o between time-optimality and communication-optimality must be discovered.
Let us now come back to the linear gsa. The problem of nding such a tradeo disappears, since the communication scheme is already xed. As a matter of fact, very little choice is left. Each cell will perform the assignment a := a+b c, for some a, b and c. We have only to assign the three ows available in the gsa to these three values. We are interested in linear time algorithms or, at least, in algorithms of complexity better than quadratic, so the only acceptable b-ow (matrix coe cients) is the UD-ow. Indeed, the remaining ows LR and RL allow only one input at a time. They are assigned arbitrarily; for instance, LR is assigned to a (coe cients of y) and RL is assigned to c (coe cients of x). The storage logical unit is not used. This leads to the following parameters: Let us emphasize the fact that, for the time being, the allocation implemented by the array is not known yet. Even the relation between the size n of the systolic array and the dimension p of the matrix and of the vector, must still be xed. This is done in the fourth and last step of the design procedure.
The value y k = P n r=1 A k;r x r must be extracted from the stream rR, for all k in f1; : : :; ng. As the rst useful value of the result stream is rR(2n), the useful values could be rR(2n), rR(2n + 1), : : :, rR(3n ? 1). More speci cally, the identity
A kj x j is matched, for k 2 f1; : : :; ng, with the identity rR(2n?1+k) = dL(n?1+k)+ n X l=1 dU n?l+1 (2n?1+k ?l) dR(2n+k ?2l) :
Several matchings are possible, and discovered easily. Obviously, n and p are equal and the dL ow must be 0. The dR contains the components of x. A simple solution consists in deliver these components in the natural order; let us choose dL(j) = x j mod n + 1 (\+1" is introduced because the range of j modn is f0; : : :; n?1g, while the components of x are indexed in f1; : : :; ng). This choice 
Comments. Similar results can be obtained for even n. Let us emphasize that the data are delivered to the systolic array in a rather strange way; moreover, the components of the vector x must be delivered twice or three times. The components of x are output through rL 0 , without modi cation, but with a delay of n time units. The components of A are output through rD, without modi cation, but with a delay of one time unit; more speci cally, rD r (j + 1) = dU r (j).
The execution is completed after 3n ? 1 step.
The initial contents of the registers are arbitrary; so are the members of the input streams which do not occur in formulas (7). The equations (4, 5, 6 ) are a formal description of the generic linear systolic array. A similar description can be obtained for any architecture. This task is very simple for an architecture derived from the linear one. A single case, the ring, will be considered here.
The formal description of the ring is obtained from the description of the linear array in a straightforward way. First, the identities rR(i) = dL(i) and rL(i) = dR(i) are introduced in the equations (4, 5, 6) ; second, the streams dL, dR, rL and rR are eliminated. The resulting equations are This algorithm always terminates and the common nal value of the x i is the requested gcd.
Let us try to implement this algorithm on a ring. The only data are the numbers; let us suppose that, initially, cell P i contains x i , for all i. Every cell will communicate the value it contains to, say, its right neighbour. (The right neighbour of P n is P 1 .) The computation part of cell P i consists in comparing its value and the value received from P i?1 and in subtracting the smallest value from the greatest one; sooner or later, all the values in the array will become equal to the required gcd.
This very informal idea should be formalized according to the methodology presented in Section 4. The equations for the ring can be simpli ed, since only two logical components are needed: the LR component, to implement the circulation of data, and the storage component, since each cell should contain a value. The resulting equations are 
The functions S and W are de ned as follows:
S(x; y) := if x 6 = y then max(x; y) { min(x; y) else x ;
W(x; y) := min(x; y): Let us note that the following properties hold: 8x; y 2 N : gcd(S(x; y); W(x; y)) = gcd(x; y) ; 8x; y 2 N : x 6 = y ) S(x; y) + W(x; y) < x + y] :
The recurrence system reduces to: Fi As Z i is always a positive integer, the sequence cannot decrease forever, and a stable state is reached after nitely many iterations. Comments. The repetition number is still unknown. In practice, an additional circuit can be added to detect when all the registers F and M are identical; in this case, the common value is the gcd. It is also possible to determine an adequate repetition number. With the simple de nition we have adopted for S and W, it would be rather large. An improvement consists in replacing, in the de nition of S, the expression \max(x; y) { min(x; y)" by \max(x; y) mod min(x; y)", where \mod " is the usual modulo operator, except that (nA mod A) is A instead of 0. In this case, = log ( ) is an adequate repetition number, where = (1 + p 2)=2 and = max r x r + 1. (The Euclidean algorithm for the gcd is studied e.g. in 11].)
Other examples
Several examples have suggested that the instantiation of a generic systolic array is signi cantly easier than the design of a new array by the classical method. We did not encounter any example for which the instantiation method proposed here is more di cult than the space-time mapping method. However, the communication scheme considered in this paper ( The method we propose is easily adapted to any kind of communication scheme, but the choice of an adequate communication scheme is left to the designer. The solution is not unique; distinct schemes lead to distinct trade-o between the number of cells, the size of the memory and the time of a typical computation.
Conclusion
We presented in this paper the very simple but powerful concept of generic systolic array. Its properties have been stated and proved once for all, using CSP-like notations. A new methodology for the mapping of algorithms on systolic arrays is based on this concept. Because no a priori assumption is made on the localization of the data, circuits can be derived which are di erent from those obtained with a space-time transformation technique. Despite the fact that only simple algorithms have been derived here, this methodology is very promising.
